# CBSC pipelined ADC with comparator preset, and comparator delay compensation 

Carsten Wulff , Trond Ytterdal<br>Department of Electronics and Telecommunication, Norwegian University of Science and Technology


#### Abstract

We present a differential comparator-based switched-capacitor (CBSC) pipelined ADC with comparator preset, and comparator delay compensation. Compensating for the comparator delay by digitally adjusting the comparator threshold improves the ADC resolution 23 times. The ADC is manufactured in a 90 nm CMOS technology. The ADC core is $0.85 \mathrm{~mm} \times 0.35 \mathrm{~mm}$, with a 1.2 V supply for the core and 1.8 V for the input switches. The ADC has an effective number of bits (ENOB) of 7.05 -bit, and a power dissipation of 8.5 mW at 60MS/s.


## I. Introduction

The downscaling of CMOS technology continues to challenge the analog designer. With a power supply of 1.2 V in 90 nm CMOS technology, and a threshold voltage up to 0.5 V in a low-power flavor there is not much headroom to stack transistors, and when the transistor intrinsic gain ${ }^{1}$ worsens with each technology node (down to an amplification of around 16 times in 90 nm ) it makes a high performance operational transconductance amplifier (OTA) really hard to design. This is bad because OTAs are the key component in most switchedcapacitor circuits, and switched-capacitor circuits are almost the de facto standard for implementing analog to digital converters (ADCs). This has caused a flurry of research into removing the OTA, where one of the research avenues has led to the comparator-based switched-capacitor circuits (CBSC) [1].
A simplified model of a switched-capacitor circuit can be seen in fig. 1. It has two phases, sampling and charge transfer. In sampling the input voltage is stored as a charge on two capacitors. During charge transfer the charge from $C_{1}$ is transferred to $C_{2}$, this implements a gain of two if the capacitors have the same value. Shown in the figure are the charges across the capacitors at $t=0$, the start of charge transfer, and at $t=0.5 / f_{s}$, the end of charge transfer $\left(f_{s}\right.$ is the sampling frequency).
The function $f(x)$ ensures that the charge across $C_{1}$ is equal to zero at the end of charge transfer. The conventional method uses an OTA with a large open-loop gain to force zero charge across $C_{1}$ by forcing the voltage at node 1 to zero. But CBSC does it differently, it first forces the output voltage to the lowest voltage in the circuit, then it charges the output node with a constant current. This causes the output voltage to rise, much like a ramp, and when the comparator (connected to the inputs

[^0]of $f(x)$ ) detects a zero voltage at node 1 the current is turned off.


Fig. 1. Principle of a switched-capacitor circuit.

One of the key challenges in CBSC is the comparator delay. Since any real comparator has a delay, it takes a moment for the current source to turn off, accordingly the output voltage overshoots.

Methods to compensate for this overshoot exists, in [2] they used a dual ramp system, first a fast ramp to estimate the output voltage, then a slow ramp to fine tune the output voltage. Since the ramp was slow the comparator delay caused an insignificant voltage change. A dual ramp system was also used in [3], but they included an additional compensation for overshoot using a switched-capacitor circuit. In [4] an analog signal was globally adjusted to compensate for the offset of the ADC. The scheme used in [5] (presented febuary 2009) is similar to the scheme used in our ADC, but we present a method that simplifies the comparator logic by ensuring the state of the comparator is known before and after charge transfer, and we compensate for the comparator delay by digitally changing the comparator threshold with a different scheme.

This paper is organized as follows, the circuit implementation is explained in section II and in section III we present the measurement results.

## II. Implementation

A system level diagram of the ADC is shown in fig. 2. It has seven 1.5 -bit pipelined stages and a 1.5 -bit flash-ADC. ${ }^{2}$ The circuit implementation of each block is detailed in the following sections.

## A. Pipelined stage

Stage 1 is shown in fig. 3 during sampling and charge transfer. Stages 2-7 are identical to stage 1 with the exception

[^1]

Fig. 3. Stage one shown during the two phases, sampling and charge transfer.


Fig. 2. System level diagram of the pipelined ADC.


Fig. 4. Comparator with adjustable threshold.
an AND gate. The preset also ensures that the comparator does not need to slew when we enter phase $p_{2}$, where we have very little time to do any more than strictly necessary.

In phase $p_{2}$ the stage outputs are reset $\left(p_{r}\right)$, forcing a slight increase in $V_{X N}$ and decrease in $V_{X P}$, the amount of change depends on the stage input voltage (see fig. 5 for a visualization). When reset is complete ( $p_{r}$ goes low) the current sources start charging the stage outputs. As a result $V_{X N}$ falls and $V_{X P}$ rises, and when they meet we want to turn off the current sources, because that is when we have zero charge across capacitors $C_{1 p}$ and $C_{1 n}$ (assuming the DAC output is connected to $V_{C M}$ ), and all the charge is transferred to $C_{2 p}$ and $C_{2 n}$.

Fig. 5(a), fig. 5(b), and fig. 5(c) shows $V_{X N}$ and $V_{X P}$ as a function of time for different comparator thresholds $\left(V_{c t}\right)$. The comparator should turn off current sources when $V_{X P}=V_{X N}$, but because the comparator has a delay $\left(t_{c}\right)$ the current sources turn off later, causing an overshoot (fig. 5(a)). Adjusting the threshold of the comparator changes the amount of overshoot. If $V_{c t}$ is adjusted optimally there is no overshoot (fig. 5(b)). If $V_{c t}$ is lower than the optimal value the output undershoots (fig. 5(c)). From the figure we see that a non-optimal threshold cause an offset in the stage output, as shown in [8].

To control the comparator threshold we use a 6-bit current

$\begin{array}{ll}\text { (a) Comparator threshold equal (b) Optimal comparator thresh- (c) Comparator threshold less } \\ \text { to zero } & \text { old } \\ \text { than the optimal value }\end{array}$ to zero

Fig. 5. Voltage versus time for the nodes $V_{X N}$ and $V_{X P}$ as a function of comparator threshold.

DAC in parallel with $M_{2}$, shown as a controlled source in fig. 4. In the figure $I_{u}$ is a unit current and $D$ is an integer given by $D=2^{0} b_{0}+2^{1} b_{1}+2^{2} b_{2}+2^{3} b_{3}+2^{4} b_{4}+2^{5} b_{5}$. The current in the current source $I_{A}$ is the sum of the two branch currents ( $I_{A}=I_{B}+I_{C}$ ). The comparator threshold is defined as the differential input voltage when the branch currents are equal ( $I_{B}=I_{C}$ ). Equal currents occur when

$$
\begin{equation*}
\beta V_{E F F, 1}^{2}=\beta V_{E F F, 2}^{2}+I_{u} \times D \tag{1}
\end{equation*}
$$

where $\beta=\frac{1}{2} \mu_{n} C_{o x} \frac{W}{L}$ and $V_{E F F, 1 \mid 2}$ is the effective gate overdrive of transistors $M_{1 \mid 2}{ }^{3}$. If $D=0$ the currents are equal when the effective gate overdrive's are equal, which occurs when the inputs are equal. If $D>0$ the currents are equal when the effective overdrive of $M_{1}$ is larger than the effective overdrive of $M_{2}$, which occurs when $V_{I N}>V_{I P}$.
The nominal delay of the comparator (including Schmitt trigger and logic gates) is $t_{c}=0.5 n \mathrm{~s}$. With the 6 -bit DAC the effective delay of the comparator can be controlled from $t_{c}=-0.9 n s$ to $t_{c}=0.5 n \mathrm{~s}$.
2) Boot-strapped switches: The input switches in the first stage of a pipelined converter feel the full force of a sinusoidal input signal, which means that the voltage dependent switch resistance does make a difference to the linearity of the converter. So in the first stage it is common to use special switches, and we've used a type of continuous time bootstrapped switches [9]. This is especially relevant in nano-scale technologies since low resistance switches have become harder to design due to the lowered headroom.
3) Current sources: We used wide-swing regulated cascode current sources to achieve high output resistance in the current sources. A PMOS current source was used for the pull-up current (see fig. 3), and a NMOS current source was used for the pull-down current. The current in the current sources can be digitally controlled.

## B. Other

External reference voltages were used for testability, so the power consumed by the references is not included in reported power dissipation. The digital outputs from the SADCs are

[^2]brought off-chip by CMOS logic IO buffers. Synchronization, recombination and digital error correction of the output bits was performed in software.

## III. Measurement results

The essence of this paper is the preset to simplify the logic after the comparator, and the comparator delay compensation by digitally adjusting the comparator threshold. The development of an efficient calibration algorithm has been left for future research.
The optimum comparator threshold and current source current was found using a simple calibration algorithm, the algorithm is detailed in [8].
With the default comparator threshold and current source current set before production the offset caused by overshoot is excessive, as a result the maximum integral non-linearity (INL) is 36 LSB (seen in fig. 6(a)), and the ADC has an ENOB of 2.5-bit. After calibration, with optimal comparator threshold and current source current the ADC has an ENOB of 7.05 -bit and a maximum INL of 0.7 LSB (this might be difficult to see from fig. 6(b), but the same axis as fig. 6(a) has been used to avoid confusion). This is an improvement of 23 times (2.5-bit to 7.05 -bit), which demonstrates the variations caused by processing can be canceled by digitally adjusting the threshold of the comparator. The adjustment of current source current contributed to a lesser degree to the improvement in the resolution (around $0.5-\mathrm{bit}$ ).

A summary of the ADC performance is shown in Table I. It achieves a signal-to-noise and distortion ratio (SNDR) of $44.2-\mathrm{dB}$ ( 7.05 -bit) with a sampling frequency $\left(f_{s}\right)$ of $60 \mathrm{MS} / \mathrm{s}$, an input signal of $f_{s} / 2$, and a power dissipation of 8.5 mW ( 5.9 mW for ADC core, 2.3 mW for clock generation and distribution, and 0.3 mW for input switches), which results in a Walden figure of merit of $1.07 \mathrm{pJ} /$ step $^{4}$ and a Thermal figure of merit [8] of $8.09 \mathrm{fJ} /$ step. ${ }^{5}$ An input signal amplitude of -1 dBFS was used during measurement.

The ADC has a spurious free dynamic range (SFDR) of $60-\mathrm{dB}$ at $f_{s} / 2$. The SNDR and SNR change little with input frequency, and the effective resolution bandwidth extend well beyond $f_{s} / 2$ (as seen in fig. 8 ).

[^3]

Fig. 6. INL and DNL for uncalibrated, and calibrated ADC

A 8192 point FFT of the ADC output is shown in fig. 7. Coherent sampling and a Hanning window was used to avoid spectral leakage.

Compared to state-of-the-art CBSC converters with similar resolution and speed [4] we have around 2.8 times worse figure-of-merit ( $1.07 \mathrm{pJ} /$ step vs $0.38 \mathrm{pJ} /$ step $)$, but [4] was manufactured in a $0.18 \mu \mathrm{~m}$ CMOS technology, while our ADC was manufactured in a 90 nm CMOS technology.


Fig. 7. A 8192 point FFT of the ADC output

## IV. CONCLUSION

We presented a differential comparator-based switchedcapacitor (CBSC) pipelined ADC with comparator preset, and comparator delay compensation. Compensating for the comparator delay by digitally adjusting the comparator threshold improved the ADC resolution 23 times. The ADC was manufactured in a 90 nm CMOS technology. The ADC core is $0.85 \mathrm{~mm} \times 0.35 \mathrm{~mm}$, with a 1.2 V supply for the core and 1.8 V


Fig. 8. SNDR, SNR and SFDR versus frequency, sampling frequency is 60MS/s.

TABLE I
Summary of calibrated ADC performance

| Full scale input | 0.8 V |
| :--- | ---: |
| DNL (LSB) | $0.52 /-0.54$ |
| INL (LSB) | $0.6 /-0.77$ |
| SNR $(29.4 \mathrm{MHz}$ input $)$ | 44.5 dB |
| SNDR $(29.4 \mathrm{MHz}$ input $)$ | 44.2 dB |
| SFDR $(29.4 \mathrm{MHz}$ input) | 60 dB |
| ADC core power | 5.9 mW |
| Clock power | 2.3 mW |
| Input switches $(1.8 \mathrm{~V})$ | 0.3 mW |

for the input switches. The ADC had an effective number of bits (ENOB) of 7.05 -bit, and a power dissipation of 8.5 mW at $60 \mathrm{MS} / \mathrm{s}$.

## Acknowledgments

We thank professors David Johns and Ken Martin for their advice during design of the ADC, and thank the Electrical and Computer Engineering Department, University of Toronto for their hospitality during our stay. We thank Johnny Bjørnsen for help with measurements.

## References

[1] T. Sepke, J. K. Fiorenza, C. G. Sodini, P. Holloway, and H.-S. Lee, "Comparator-based switched-capacitor circuits for scaled CMOS technologies," in ISSCC Digest of Technical Papers, 2006, pp. 220-221.
[2] J. K. Fiorenza, T. Sepke, P. Holloway, C. G. Sodini, and H.-S. Lee, "Comparator-based switched-capacitor circuits for scaled CMOS technologies," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2658-2668, 2006.
[3] S.-K. Shin, Y.-S. You, S.-H. Lee, K.-H. Moon, J.-W. Kim, L. Brooks, and H.-S. Lee, "A fully-differential zero-crossing-based 1.2 V 10 b 26MS/s pipelined ADC in 65 nm CMOS," in VLSI Circuits, 2008 IEEE Symposium on, 2008, pp. 218-219.
[4] L. Brooks and H.-S. Lee, "A zero-crossing-based 8-bit 200MS/s pipelined ADC," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2677-2687, 2007.
[5] -, "A 12b 50MS/s Fully Differential Zero-Crossing-Based ADC Without CMFB," in ISSCC Digest of Technical Papers, 2009, pp. 166167.
[6] S. H. Lewis, H. S. Fetterman, G. F. Gross, Jr., R. Ramachandran, and T. R. Viswanathan, "A 10-b 20-msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, no. 3, 1992.
[7] T. B. Cho and P. R. Gray, "A $10 \mathrm{~b}, 20 \mathrm{msample} / \mathrm{s}, 35 \mathrm{mw}$ pipeline $\mathrm{a} / \mathrm{d}$ converter," IEEE J. Solid-State Circuits, vol. 30, no. 3, 1995.
[8] C. Wulff, "Efficient ADCs for nano-scale CMOS technology," Ph.D. dissertation, Norwegian University of Science and Technology, 2008.
[9] D. Jakonis and C. Svensson, "A 1GHz Linearized CMOS Track-and-Hold Circuit," in Proc. ISCAS 2002, vol. 5, 2002, pp. V-577-V-580.


[^0]:    ${ }^{1}$ The intrinsic gain is the transconductance times the output resistance, or $g_{m} / g_{d s}$.

[^1]:    ${ }^{2}$ The ADC was designed as a 10 -bit ADC with eight 1.5 -bit stages and a 2 bit flash-ADC. But measurements showed more noise than expected (the noise was dominated by the the digital IO). Accordingly, stage 8 was turned off and the output of the flash-ADC ignored.

[^2]:    ${ }^{3}$ Here we assume a square law model for the transistors, and that the transistors are in strong inversion and saturation

[^3]:    ${ }^{4} F O M=P / 2^{B} f_{s}$
    ${ }^{5} F O M=P / 2^{2 B} f_{s}$

